MATLAB SIMULINK HDL CODER 1 Manual do Utilizador Página 15

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 46
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 14
9/21/2011
15
From Algorithm to Synthesizable RTL
MATLABMATLAB
® ®
andand SimulinkSimulink
®®
Algorithm and System DesignAlgorithm and System Design
Model Refinement for HardwareModel Refinement for Hardware
Implement Design
Verification
Back Annotation
HDL CoHDL Co--SimulationSimulation
Automatic HDL Automatic HDL
Code GenerationCode Generation
Behavioral Simulation
34
Implement
Design
Map
Place & Route
Synthesis
Verification
Static Timing Analysis
Timing Simulation
Functional Simulation
FPGA HardwareFPGA Hardware
FPGAFPGA--inin--thethe--LoopLoop
Flexible Design Environment
Design, Simulation and Implementation
35
Choice of best modeling methods
(Simulink, MATLAB and Stateflow)
Integrate with MATLAB Algorithm Design
Vista de página 14
1 2 ... 10 11 12 13 14 15 16 17 18 19 20 ... 45 46

Comentários a estes Manuais

Sem comentários