
9/21/2011
10
MATLABMATLAB
® ®
andand SimulinkSimulink
®®
Algorithm and System DesignAlgorithm and System Design
Model Refinement for HardwareModel Refinement for Hardware
Model-Based Design for Implementation
IP Interfaces
Hardware Architecture
Functional Simulation
Static Timing Analysis
Timing Simulation
Behavioral Simulation
Back Annotation
Implement Design
Synthesis
Automatic HDL Automatic HDL
Code GenerationCode Generation
22
Place & Route
FPGA Hardware
MATLABMATLAB
® ®
andand SimulinkSimulink
®®
Algorithm and System DesignAlgorithm and System Design
Model Refinement for HardwareModel Refinement for Hardware
Model-Based Design for Implementation
Functional Simulation
Static Timing Analysis
Timing Simulation
Behavioral Simulation
Back Annotation
Implement Design
Synthesis
HDL CoHDL Co--SimulationSimulation
Automatic HDL Automatic HDL
Code GenerationCode Generation
Behavioral Simulation
23
Place & Route
FPGA Hardware
Comentários a estes Manuais