MATLAB FIXED-POINT TOOLBOX - RELEASE NOTES Guia do Utilizador Página 32
- Página / 99
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
32 www.xilinx.com System Generator for DSP Getting Started Guide
UG639 (v 12.2) July 23, 2010
Chapter 3: Release Information
Convert
• An enable port has been added to the block interface.
DSP48 Macro 2.0
• Fixed the simulation of the DSP48 Macro when it is configured with zero latency i.e.
the block has a combinatorial path from input to output.
FIR Compiler 5.0
• Fixed the issue with incorrect output binary point for dout port when rounding is
being used for the output.
• Fixed the issue with incorrect settings being saved on the block if the coefficient vector
was not defined.
• Removed the restriction on non-availability of Symmetric Rounding Options for
Virtex-5 and Virtex-6 device family.
Interleaver Deinterleaver 6.0
• Support for Virtex-6, Virtex-6Q Virtex-6 Low Power, Spartan-6, Spartan-6Q, Spartan-6
Low Power
Note:
This block supersedes the Interleaver De-interleaver 5.1 block. The Interleaver
Deinterleaver 6.0 block presents the same customization and port interface that is available in
the underlying LogiCORE.
Fast Fourier Transform 7.0
• Removed support for Spartan-6 device family. Use Fast Fourier Transform 7.1 block
for Spartan-6 devices.
• This block has been superseded by Fast Fourier transform 7.1 block
Fast Fourier Transform 7.1
• Support added for Virtex-6 Q, Spartan-6, Spartan-6Q, Spartan-6 Low Power
Note:
This block supersedes the Fast Fourier Transform 7.0 block. The Fast Fourier Transform 7.1
block addresses the Spartan-6 9K Block RAM Simple Dual Port (SDP) Data Width Restriction as
described in Answer Record 34541
Reed Solomon Decoder 7.0
• Removed support for Spartan-6 device family. See Answer Record 34852 to add
support for Spartan-6 family for LogiCORE Reed Solomon Decoder
Reed Solomon Encoder 7.0
• Removed support for Spartan-6 device family. See Answer Record 34853 to add
support for Spartan-6 family for LogiCORE Reed Solomon Decoder
- Generator for 1
- Table of Contents 3
- Chapter 4: Getting Started 4
- About This Guide 7
- Additional Resources 8
- Conventions 8
- Online Document 9
- Preface: About This Guide 10
- Introduction 11
- The Xilinx DSP Block Set 12
- FIR Filter Generation 13
- Support for MATLAB 14
- System Resource Estimation 15
- Hardware Co-Simulation 16
- System Integration Platform 17
- Chapter 1: Introduction 18
- Installation 19
- Chapter 2: Installation 20
- Table 2-3: 20
- Table 2-4: 20
- UNC Paths Not Supported 21
- Software Prerequisites 21
- Post Installation Tasks 22
- UG639 (v 12.2) July 23, 2010 23
- ModelSim SE 24
- Setting the Size 25
- Setting the Number of Entries 25
- Release Information 27
- Hardware Recommendations 28
- Known Issues 29
- Release Notes 12.1 30
- Xilinx Blockset Enhancements 31
- Release Notes 11.4 35
- Table 3-5: 37
- Table 3-6: 37
- Release Notes 11.3 39
- Existing Block Updates 40
- Table 3-7: 41
- Table 3-8: 41
- Getting Started 43
- ® Simulator 44
- The Xilinx DSP Blockset 45
- Defining the FPGA Boundary 46
- Creating the DSP Design 48
- Generating the HDL Code 49
- Chapter 4: Getting Started 50
- DSP blockset 50
- Lesson 1 Summary 52
- Lab Exercise: Using Simulink 52
- Fixed-Point Numeric Precision 53
- Overflow and Round Modes 55
- Bit-Level Operations 56
- The Reinterpret Block 57
- The Convert Block 58
- The Concat Block 59
- Slice Block 60
- The BitBasher Block 61
- Lesson 2 Summary 62
- Lab Exercise: Signal Routing 62
- Lesson 3 - System Control 63
- The MCode Block 64
- State Machine Example 66
- The Expression Block 67
- Reset and Enable Ports 68
- Bursty Data 69
- Lesson 3 Summary 70
- Lab Exercise: System Control 70
- Lesson 4 - Multi-Rate Systems 71
- Up and Down Sampling Blocks 72
- Debugging Tools 75
- Sample Period “Rules” 76
- Lesson 5 - Using Memories 78
- Initializing RAMs and ROMs 79
- System Generator RAM Blocks 80
- System Generator ROM Blocks 81
- The Delay Block 82
- The FIFO Block 83
- Shared Memory Block 84
- Lab Exercise: Using Memories 85
- Lesson 6 - Designing Filters 86
- The Virtex DSP48 Math Slice 87
- FIR Compiler Block 88
- Using FDA Tool Coefficients 90
- Virtex®-5 architecture 91
- Black Box Examples 92
- ChipScope Examples 92
- DSP Examples 93
- M-Code Examples 94
- Processor Examples 94
- Shared Memory Examples 95
- Timing Analysis Examples 96
- Miscellaneous Examples 96
- System Generator Demos 97
Manuais e produtos relacionados com Manuais de software MATLAB FIXED-POINT TOOLBOX - RELEASE NOTES
(716 páginas)
(43 páginas)© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.023 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais